Enhancement of a 2D Array Processor for an Efficient Implementation of Visual Perception Tasks

Alberto Broggi, Stefano Mora
Dipartimento di Ingegneria dell'Informazione
Università di Parma, Italy†

Claudio Sansòè
Dipartimento di Elettronica
Politecnico di Torino, Italy

Abstract The low-level processing of images is generally a heavy step in vision applications, because the computations, even if very simple, must be iterated for every pixel in the image. Nevertheless, sometimes the processing has a different relevance for different image areas. This fact allows to decrease the number of computations, skipping the pixels which won't produce significant results, and implementing a sort of a multiple "focus of attention".

This paper presents a hardware extension devoted to the implementation of a data-driven focus of attention on PAPRICA architecture, but can be applied to any SIMD array processor using the same processor virtualization mechanism as PAPRICA.

The focus of attention mechanism can be used both to implement different elaborations on different image areas, and to skip the elaboration where it is useless, improving the performances with respect to a traditional architecture.

I. INTRODUCTION

The pre-elaboration of images for vision tasks is generally known as "low-level" processing [6], since it implements an image-to-image transformation. The low-level processing of images is generally a heavy step in vision applications, because the computations, even if very simple, must be iterated for every image pixel. The characteristics of low-level elaborations show a natural implementation of these tasks on massively parallel SIMD architectures. These architectures are composed by a high number of simple processing elements (PEs) that apply synchronously the same elaboration to each pixel of the image [15].

Unfortunately low-cost architectures cannot host a number of PEs equal to the number of image pixels; thus a PE virtualization mechanism must be implemented, sensibly decreasing the system performances. However, some algorithms allow to speed-up the computation using a pyramidal approach [20, 16]: the resolution of the image is reduced, and part of the elaboration is performed at a coarse resolution, producing an approximated version of the output that will be improved in the next higher resolution processing steps. Unfortunately, the pyramidal approach isn't the panacea for the speed-up process: in fact, often, the coarse resolution turns into a loss of important details, producing wrong results.

However, both in the case in which the pyramidal approach is successful or not, another improvement can produce good results in terms of speed increment: it is based on the consideration that the processing has a different relevance for different image areas. This fact allows to decrease the number of computations, skipping the pixels which won't produce significant results, and implementing a sort of a multiple "focus of attention" [25, 21].

The main problem is now to detect the different image areas where to perform or skip the elaboration. Generally, in vision systems the way to implement the "focus of attention" mechanism is demanded to the medium-level stages of processing [4]: i.e. the low-level system performs general filterings (early prettentive parallel processing); the medium-level extracts the significant features, detecting the areas of interest (cognitive serial processing: attention-driven visual search), and drives the next low-level processing, using a feedbacked model. The main disadvantage of this approach lays in the modification of the data structure, which changes from a 2D image, to a higher level de-
scription of areas, and back to a 2D image again. For this reason this approach does not fully exploit the SIMD parallelism of a massively parallel architecture, requiring a different computing platform.

The "focus of attention" can also be implemented remaining within the same 2D data structure, using a single SIMD architecture [18]; in this case, the speed-up is obviously achieved only if the number of PEs is less than the number of pixels, and in particular, when a specific PE virtualization mechanism is used. For example, the Connection Machine CM-2 [19, 23] virtualization mechanism is not suited for this kind of speed-up, since the conditional elaborations are performed using a context bit for each PE. More precisely, several data (belonging to different pixels) are loaded into each PE, and the computation, serialized within each PE, is performed anyway, discarding the results associated to the pixels whose context bit is reset. This virtualization mechanism does not lead to a reduction in the number of computations.

In the last few years, a lot of retina-like sensors (such as the one discussed in [24]), with a high resolution array in the central area (fovea) and a coarse one in the remainder, have been designed and implemented, imposing a hardware constraint on the position of the focus of attention. Nowadays, taking advantage of the technology evolution, it is possible to integrate high resolution sensors with arrays of $1024 \times 1024$ pixels [22] or, in the near future, even more; the high resolution distributed over the whole sensor offers the advantage to move the position of the focus of attention with software algorithms, according to real-time inputs.

In the following section a brief description of PAPRICA (PArallel Processor for Image Checking and Analysis) massively parallel SIMD hardware board [14, 8, 11, 17, 9] will be given, focusing especially on its virtualization mechanism, which, with few additional hardware, can be used to implement efficiently the "focus of attention". Section 3 will present and discuss some results as well as some performance figures, and section 4 will draw some conclusions.

II. SYSTEM DESCRIPTION

The PAPRICA system, based on a hierarchical morphology computational model [10, 16], has been designed as a specialized coprocessor to be attached to a general purpose host workstation: in the current implementation it is connected to a SUN workstation through a VME bus. It comprises 4 major functional parts: the Program Memory (storing up to 256k instructions), the Image Memory (up to 3 MBytes), the Processor Array (PA) and the Control Unit, as shown in figure 1.

![Figure 1: Block diagram of PAPRICA system](image_url)

The first prototype of the PA is composed of an array of $4 \times 4$ ICs, each of them containing a sub-array of $4 \times 4$ PEs. In the present implementation, the PA is a $16 \times 16$ square matrix of 1-bit PEs each one with full 8-neighbors connectivity; each PE has an internal memory composed of 64 bits; a single 16-bit memory fetch takes 250 ns, while the PA cycle time is 500 ns; the maximum computational speed that can be reached with the present implementation is 2 Mpixel/s.

Since the number of PEs is normally less than the number of image pixels used in generic low-level image processing applications, a significative part of the controller has been dedicated to the implementation of virtual processors. Due to the little memory available for each PE, it is not possible to use the virtual processor approach implemented on the CM-2. PAPRICA, in fact, serializes the computation in windows: the PA is loaded with a sub-window of the image, then the computation is performed until a special instruction (UPDATE) is reached, and finally the result is stored back into the image memory, on a different image plane. These steps are iterated until all the sub-windows have been processed: PAPRICA control unit drives the sequential scanning of the image sub-windows. The main problem with this concept of virtual processors is mainly due to the limited dimensions of the PA, where the border processors can’t access their complete neighborhood. In fact, after the execution of an instruction which requires full ($3 \times 3$) neighborhood access, the values stored in the border processors of the PA are not valid any more. Thus, the next windows that will be transferred into the PA will be partially overlapped with the previous ones, in order to correctly evaluate the previously invalidated results.

This virtualization mechanism is less efficient than
the one implemented on the CM-2 in terms of speed since it requires a lot of accesses to an external memory, but it offers a number of advantages, such as the possibility to simulate a pyramidal structure on the 2D mesh without any other hardware modification. Moreover, with an additional 64 bits register and simple logic, it allows each sub-window elaboration to be performed conditionally to a particular bit of the register. The implementation of this hardware extension does not involve major changes in the existent controller, since it is programmed on a XILINX; currently it is under testing with the help of a system level software simulator, and the performances will be compared to the ones obtained with the existent hardware board.

A. Pyramid Simulation

PAPRICA image memory can be rearranged run-time using special instructions, which set the image height, width and deepness. Moreover, it is possible to take advantage of the fact that for each parallel computation $2Q^2$ sequential accesses to the image memory are required (where $Q$ is the linear dimension of the PA), fetching and storing back the data in a useful way. In fact, the data to be transferred into the PA can be non logically adjacent to each other in the image memory, allowing to undersample the image or to increase its resolution. This behavior is controlled by a set of registers which can be altered run-time. The possibility to reduce and increase the image dimensions allows a very efficient use of PAPRICA architecture as a pyramid. Moreover, some simple software algorithms allow also to simulate any kind of pyramidal interconnections between the different pyramid layers.

B. Focus of Attention Emulation

The efficient implementation of the “focus of attention” is possible thanks to PAPRICA PE virtualization mechanism. The triggering idea is based on the consideration that sometimes, after the loading of an image sub-window into the PA, the elaboration may be useless, and thus the operation of storing back the results into the image memory wouldn’t be required. The choice whether to perform the elaboration or not depends on the characteristics of the complete set of data loaded into the PA internal registers ($Q^2$ elements). Each 16-bit element passes through the 16-bit bus that links the image memory to the PA, and it is captured by the additional circuit shown in figure 2. Only a set of bits of the captured values are kept, thanks to a logical intersection operation ($AND$) with a programmable mask; then the result and the value contained into the register are sent into an ALU. The operation performed by the ALU can be selected within the following set: \{\text{OR, AND, XOR, NOR, NAND, EQU, MAX, MIN}\}, while the result is stored back again into the register. When a new image sub-window is loaded into the PA, the register is set or reset according to a specific programming input.

Finally, the elaboration and the consequent storing of the results can be conditioned to a particular bit (or set of bits) of the register. In the following example, written in PAPRICA assembly language, the elaboration is skipped when all the pixels of the first PA layer are set to 0.

\begin{verbatim}
SET_FW FW.OR FF_RESET BLOCK0 0x000F OR_RESET
   ; Set the mask to -1, the ALU function
   ; to OR, and RESET the register on new
   ; sub-window loading
IFFW LS1
   ; If the PA contains at least 1 bit
   ; set in the 1st layer, then
   ...
   ; perform the elaboration
ELSEFW
   ; otherwise
   NO_WRITEBACK ; don't perform anything and skip the
   ; write-back procedure
ENDIFFW
\end{verbatim}

The processing obtained in this case is substantially pyramidal: a single value is computed for each image sub-window loaded into the PA; the set of these values forms a coarse resolution mask. Then, the particular value associated to each sub-window selects the different fine-grain processing that will be performed by the PA.

An important consideration is that the resolution of the coarse-grain mask depends on the PA dimension. A small PA causes the mask to have a small granularity, allowing a fine distinction between the different areas, but reduces the parallelism in the computation (small number of PEs), and thus the processing speed. A large PA improves the performances in terms
of speed (high number of PEs), but it has the disadvantage to characterize coarsely the different regions.

The previous example can be generalized: it is frequent in vision applications that a binary image-mask is used to detect two different kinds of regions in order to perform two different elaborations (e.g. smoothing vs enhancement). As a comparison, the implementation of this kind of different processing (data-driven focus of attention) on a CM-2 is less efficient, since both the computations are performed on every pixel (complementing the context bit), keeping only the significant results.

The extension of PAPRICCA controller can be useful both to speed-up the elaboration, processing only the relevant areas of the image or implementing different elaborations with a high efficiency, and to implement functions that otherwise couldn’t be implemented, such as the global computation of the maximum value in a n-bit image. Obviously the performance improvement depends on the processed image, but it is important to note that there is no overhead in the worst case (namely when each sub-window elaboration is required) with respect to the present solution.

III. SOME EXAMPLES

The two case studies that will be presented in the following sections are: a thinning filter iterated on a binary image, and the computation of the maximum value in a 256 × 256 8-bit image. The following values will be assumed: PA dimension Q^2 = 16^2; memory cycle time T_M = 250 ns; array cycle time T_C = 500 ns, reflecting the current implementation of PAPRICCA architecture.

The performances of the two presented applications have been derived with the help of a software simulator implementing the proposed extension, and will be compared to the ones obtained with the existent PAPRICCA hardware board.

A. Binary Morphology Transform: Thinning

The thinning transform enables only the pixel state transitions from the foreground state to the background state, which maintains the original connectivity of both the objects and the background. The final result, obtained after a finite number of iterations, depending on the particular image, appears as the skeleton of the image objects; all the pixels of the skeleton have only two neighbors, except the branch points, which have more than two, and the end points, which have only one neighbor.

In [5] a wide class of parallel thinning algorithms is presented; the algorithm used here is based on the one presented in [13] where the correctness of the algorithm is proven. It reduces the thinning algorithm to an iterative composite matching, which is the natural PAPRICCA computational paradigm [11, 16].

In this case the speed-up is based on the consideration that if the sub-window loaded into the PA is completely set or reset, then the computation is useless, since it would not modify the values stored into the PA. Thus, in this case the whole elaboration is skipped, as well as the rewriting of the result back into the image memory.

<table>
<thead>
<tr>
<th></th>
<th>iter. #1</th>
<th>iter. #2</th>
<th>iter. #3</th>
</tr>
</thead>
<tbody>
<tr>
<td>m</td>
<td>582048</td>
<td>581760</td>
<td>581760</td>
</tr>
<tr>
<td>c</td>
<td>16117</td>
<td>16097</td>
<td>16097</td>
</tr>
<tr>
<td>w</td>
<td>906</td>
<td>904</td>
<td>904</td>
</tr>
<tr>
<td>t [ms]</td>
<td>154</td>
<td>153</td>
<td>153</td>
</tr>
<tr>
<td>s [Mpixel/s]</td>
<td>0.42</td>
<td>0.43</td>
<td>0.43</td>
</tr>
<tr>
<td>speed-up %</td>
<td>31.25 %</td>
<td>34.38 %</td>
<td>34.38 %</td>
</tr>
</tbody>
</table>

Table 1: Performances of the thinning filter on “campus” image (256 × 256).

Tables 1 and 2 show the performances of the first iterations of the thinning filter (referred respectively to the two images in figure 3 and 4, and computed with the current PA dimension Q^2 = 256) in terms of memory accesses (m), PA clock cycles (c), windows processed (w), computational time (t), processing speed (s), and speed-up percentage with respect to the current hardware implementation of PAPRICCA.

<table>
<thead>
<tr>
<th></th>
<th>iter. #1</th>
<th>iter. #2</th>
<th>iter. #3</th>
<th>iter. #4</th>
</tr>
</thead>
<tbody>
<tr>
<td>m (×10^5)</td>
<td>1.205</td>
<td>1.193</td>
<td>1.179</td>
<td>1.172</td>
</tr>
<tr>
<td>c</td>
<td>35249</td>
<td>34379</td>
<td>33449</td>
<td>32959</td>
</tr>
<tr>
<td>w</td>
<td>2080</td>
<td>1993</td>
<td>1900</td>
<td>1851</td>
</tr>
<tr>
<td>t [ms]</td>
<td>319</td>
<td>315</td>
<td>312</td>
<td>310</td>
</tr>
<tr>
<td>s [Mpixel/s]</td>
<td>0.41</td>
<td>0.42</td>
<td>0.42</td>
<td>0.42</td>
</tr>
<tr>
<td>speed-up %</td>
<td>28.12%</td>
<td>30.00%</td>
<td>31.25%</td>
<td>32.18%</td>
</tr>
</tbody>
</table>

Table 2: Performances of the thinning filter on “address” image (512 × 256).

Table 3 shows the dependence of the performances from the PA dimension Q^2, considering only the first thinning iteration on “campus” image and the same frame dimension (256 × 256).
The PAPRICA implementation of the thinning filter is a typical I/O bounded algorithm [8, 11], where the computational time is negligible with respect to the data transfer time. Therefore in this case the speed-up is due almost exclusively to the elimination of some data transfers, producing a maximum of a 50% increment in the final processing speed. However, the speed-up capability is mainly exploited with CPU-bounded algorithms, where the elimination of a few sub-window processings turns into a sensible decrement also in the number of PA clock cycles.

Currently the system simulation is used also to compare the previous results to the performance improvement achieved in the case of optical flow computation (a typical CPU-bounded algorithm), performed only on the significant image areas, showing a more sensible speed increment.

<table>
<thead>
<tr>
<th>$Q^2$</th>
<th>16 x 16</th>
<th>32 x 32</th>
<th>48 x 48</th>
<th>64 x 64</th>
<th>speed-up</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>31%</td>
<td>19%</td>
<td>11%</td>
<td>4%</td>
<td></td>
</tr>
</tbody>
</table>

Table 3: Performances dependency from the PA dimension $Q^2$.

B. Global Function Evaluation

The main goal that led to the design of the new controller is the possibility to skip useless computations and data transfers, as shown in the previous paragraph. Nevertheless, a useful side effect is that it allows the computation of global functions on the whole image (e.g. the maximum value) without any further increment in the controller complexity.

The example of maximum value evaluation is shown in the following. During the loading of the values of each sub-window into the PA, the local maximum is computed in the new register; it is then copied into each PE and the result is stored back into the image memory. The number of memory accesses is $2 \cdot 256^2$, namely two complete transfers of the whole image. Then, using PAPRICA pyramidal capability, the linear resolution is reduced of a factor 16, fetching 1 pixel from each previous sub-window, and finally computing the global maximum, which will be stored back into the same pixels. The number of memory accesses is $2 \cdot 16^2$, namely two complete transfers of a single sub-window. The performances are summarized in table 4.

If some ad hoc hardware would be implemented for the determination of the maximum value that passes through the PA bus, only one complete fetching and one complete writing of the whole image would be needed. This turns in a reduction in the number of
<table>
<thead>
<tr>
<th>$m$</th>
<th>64 x 64</th>
<th>128 x 128</th>
<th>256 x 256</th>
<th>512 x 512</th>
</tr>
</thead>
<tbody>
<tr>
<td>$c$</td>
<td>8512</td>
<td>33152</td>
<td>131584</td>
<td>526848</td>
</tr>
<tr>
<td>$w$</td>
<td>435</td>
<td>1635</td>
<td>6435</td>
<td>25776</td>
</tr>
<tr>
<td>$t$ [ms]</td>
<td>17</td>
<td>65</td>
<td>257</td>
<td>1029</td>
</tr>
<tr>
<td>$s$ [Mpix/s]</td>
<td>2.35</td>
<td>9.1</td>
<td>36.1</td>
<td>144</td>
</tr>
</tbody>
</table>

Table 4: Performances of the maximum evaluation in a 8-bit image.

memory accesses from $2 \cdot 257 \cdot Q^2$ to $2 \cdot 256 \cdot Q^2$, incrementing the computational speed by 0.004%. The speed increment is thus negligible with respect to the additional hardware complexity that this solution would require.

IV. CONCLUSIONS

In this paper a hardware extension of PAPRICA array processor toward a different resolution processing capability has been discussed. The main characteristic of this extension is that, thanks to the special virtualization mechanism, with a small modification to the controller and with few additional hardware, it allows to improve the performances of the whole board, increasing the processing speed. Moreover, it can be applied to any massively parallel SIMD architecture implementing the same virtualization mechanism as PAPRICA.

PAPRICA board has been conceived to speed-up the low-level portion of a complex vision system aimed to the processing of suburban road images, but it can be useful for any vision task in general. This research is part of a Eureka project, PROMETHEUS, whose goal is to improve traffic safety increasing the quality of information provided to the car driver. To this end, a computer vision system plays an important role, since most of the information available when driving has visual nature. Such a vision system, integrated into a “smart” sensor, should be able to provide the driver many different kinds of information.

A lot of applications have been conceived and developed in order to be implemented on PAPRICA architecture, such as street boundary detection algorithms [7, 9, 12] for lane identification and following, optical flow based techniques [1, 3] for obstacle detection and for the computation of the time-to-impact, and finally some theoretical studies on visual perception for the reconstruction of occlusions [2]. The main target of our future work is to modify such applications in order to exploit the proposed hardware extension of PAPRICA architecture.

REFERENCES


